Linear shift feedback register8/27/2023 ![]() ![]() ![]() The proposed design showed superiority when compared with the conventional LFSR and related work in reducing power dissipation and area. The proposed 4-bit BS-LFSR achieved an active area of 1241.1588um2 and consumed only 53.8844nW with total power savings of 19.43%. ![]() The BS-LFSR was designed in Mentor Graphic – TSMC Design Kit Environment using 130nm complementary metal oxide semiconductor (CMOS) technology. The pass transistor merged with transistor stack method yielded a better reduction in power dissipation compared to pass transistor design and NAND gate design. In addition, three different architectures to enhance the feedback element used in BS-LFSR was explored. Introduction The purpose of this article is to explain what a Linear Feedback Shift Register (LFSR) and a Parallel Signature Analyzer (PSA)are and how to use them to test a TI Application-Specific Integrated Circuit (ASIC) using SCOPE cells. To achieve low power dissipation, the proposed BS-LFSR introduced the stacking technique to reduce leakage current. loop unrolling, look-ahead transformation (LAT), Linear Feedback Shift Register (LFSR), Longest Path Matrix Algorithm (LPM). The Nth state of an n-stage linear feedback shift register (LFSR) used to generate pseudo random binary sequences or patterns, and which may be configured. In this paper, an enhanced BS-LFSR for low power application is proposed. Bit swapping linear feedback shift register (BS-LFSR) is employed in a conventional linear feedback shirt register (LFSR) to reduce its power dissipation and enhance its performance. ![]()
0 Comments
Leave a Reply.AuthorWrite something about yourself. No need to be fancy, just an overview. ArchivesCategories |